

(12) UK Patent Application (19) GB (11) 2 141 895 A

(43) Application published 3 Jan 1985

(21) Application No 8409526

(22) Date of filing 12 Apr 1984

(30) Priority data

(31) 58/063855 (32) 12 Apr 1983 (33) JP
58/063856 12 Apr 1983

(71) Applicant
Canon Kabushiki Kaisha, (Japan),
3—30—2 Shimomaruko, Ohta-ku, Japan

(72) Inventor
Katsuyoshi Maeshima

(74) Agent and/or address for service
R. G. C. Jenkins & Co., 12—15 Fetter Lane, London,
EC4A 1PL

(51) INT CL³
H04N 1/40

(52) Domestic classification
H4F GE S21 S27R1 S27R9 S30H S30K S42M S42R1
S49S1 S53M S61 S82 S83B S89S9

(56) Documents cited
GB A 2120896 GB A 2087683
GB A 2103449 GB 1549714
GB A 2097217

(58) Field of search
H4F

(54) Half-tone facsimile

(57) Half-tone facsimile in which characters and letters are reproduced with a small dither matrix to give high spatial resolution but low grey scale resolution, whilst continuous tone sections of an original are reproduced with a larger dither matrix to give low spatial resolution but high grey scale resolution.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 10

| A B | | | | | | | |
|-----|----|----|----|----|----|----|----|
| 31 | 22 | 14 | 15 | 16 | 17 | 23 | 28 |
| 27 | 13 | 05 | 00 | 01 | 06 | 18 | 24 |
| 26 | 12 | 04 | 03 | 02 | 07 | 19 | 25 |
| 30 | 21 | 11 | 10 | 09 | 08 | 20 | 29 |

FIG. 8




FIG. 9-1





FIG. 9-2






FIG. 11

FIG. 12a




FIG. 12b




FIG. 12c





FIG. 12d



SPECIFICATION Image Processing Apparatus or System

Background of the Invention Field of the Invention

- 5 This invention relates to an image processing apparatus or system such as reproduction apparatuses, facsimiles, and so on.

Description of Prior Art

- Heretofore, in a reproduction apparatus (throughout the specification it is referred to as "digital copying machine") which reads an image original by means of a photo-electric transducing element (e.g., charge-coupled device (CCD)), converts the signal as read into digital signals, and forms the image for reproduction on a printing device, there has generally been adopted binary expression. This conventional system is to determine picture elements as read out in terms of a threshold value of whether they are black or white, based on which determination, image reproduction is effected on the printing device in the form of black or white dots.

- According to this image processing system density of the half tone level (for example, gray, etc.) is expressed in white or black. Therefore, when a copy is to be made from an image original such as photograph containing various half tones, the resulting copy shows dry and monotonous image quality, i.e., the reproduced image differs in quality from the original photograph.

- As a method for solving such problem, there has been used a dither method which is to reproduce half tones in accordance with number of dots to be reproduced in a certain definite area. While this method is effective in reproduction of an image containing many half tones such as silver-salt photograph, etc., when the gradation expression is enhanced, (i.e., when 64 gradations, for example, are to be expressed, an area containing 8 dots \times 8 dots is required, and, when 16 gradations are to be reproduced, an area containing therein 4 dots \times 4 dots is necessary), the image quality appears to be very coarse and rough, even though light and shade may come out in the reproduced image. Further, when the gradation is enhanced, reproducibility of thin lines becomes poor. As the consequence of this, there have inevitably taken place a contradictory phenomenon such that, in the case of an image original containing letters and characters besides other form of image, when the reproducibility of these letters and characters is to be increased, the reproducibility of the half tone image becomes poor, and, on the contrary, when reproducibility of the half tone image is to be enhanced. The reproducibility of the characters and letters becomes deteriorated.

- There has also been another image processing method, wherein a plurality of CCD are used to read out an image original, and the data as read out are converted into electrical signals. The present inventors have so far proposed a junction

- (or connection) compensation among the bits relative to automatic connection of the CCD's in the main scanning direction, by placing a marker, or other reference means at an area outside the image original.

- In the case of the half tone expression, when the above-mentioned dither method is employed, disturbance takes place in the dither pattern with the simple connection among the bits, whereby unnaturalness occurs in the gradation of the reproduced image at the junction portion. That is to say, the dither method is to express gradations in one brightness by means of an area containing 2 \times 2 bits, 4 \times 4 bits, 8 \times 8 bits, etc., on account of which, where there is a place in the image original, in which a subsequent pattern appears before the preceding one pattern comes to an end, such junction portion is not able to make accurate gradation expression, and the resulting image is disturbed.

- It has also been practiced heretofore that the dither patterns are permanently stored in the read-only-memory (ROM), from which image data are read out, and the data signals as read out are compared with image signals to thereby obtain binary signals. With this method, however, when it is desired to vary the dither patterns for decreasing variations in the reproduction characteristics in light and shade of the image, waste in such reproduced image, pattern data are required to be stored in the ROM for the number of the dither patterns with the consequence that the capacity of the ROM increases. For a high speed processing of the read-out data for one line of 55 ns or higher, a bipolar ROM becomes necessary. Consequently, increase in the ROM capacity inevitably leads to increase in the power consumption and the memory cost with the consequence that the patterns to be stored in the ROM should be limited to the minimum necessary, which causes inconvenience in the actual reproduction operations.

105 Summary of the Invention

- It is therefore an object of the present invention to provide an improved image processing apparatus or system free from the above-described disadvantages inherent in the conventional apparatuses, being capable of enhancing the half tone expression, and preventing deterioration in reproducibility of characters and letters.

- It is another object of the present invention to provide an image processing apparatus or system which is able to increase the quality of the half tone reproduction.

- It is still another object of the present invention to provide an image processing apparatus or system which is able to increase freedom in the half tone reproduction at a low cost.

- It is yet another object of the present invention to provide an image processing apparatus or system which is able to enhance the gradations in the half tones of an image without impairing the image resolution.

It is other object of the present invention to provide an image processing apparatus or system which is able to binarize one picture element as read out in accordance with a dither pattern, and to effect beam width modulation of the laser beam for the printer by imparting to the binarized data a pulse width modulation and taking out modulated signals as an output, thereby giving gradations to one dot such as level "1", "0.5", "0", and so forth.

It is still other object of the present invention to provide an image processing apparatus or system of such a construction that the above-mentioned multi-value quantization can be effected partially.

It is yet another object of the present invention to provide an image processing apparatus or system which is capable of effecting accurate expression of the half tone irrespective of connection of a plurality of original image reading means.

It is further object of the present invention to provide an image processing apparatus or system which has reduced unnaturalness in the reproduction of the gradations, and is capable of controlling reading, etc. from the gradation expressing means such as dither memory, etc. in correspondence to the junction portion.

It is still further object of the present invention to provide an image processing apparatus or system which is capable of setting and controlling the initial value of a counter to address the dither memory.

It is yet further object of the present invention to provide an image processing apparatus or system which makes it possible to store a multitude of dither patterns with small number of memories.

The foregoing objects, other objects as well as specific construction and functions of the image processing apparatus or system according to the present invention will become more apparent and understandable from the following detailed description thereof, when read in conjunction with the accompanying drawing illustrating preferred embodiments of the invention.

Brief Description of the Drawings

Figure 1 is a perspective view of an image processing apparatus, to which the present invention is applicable;

Figure 2 is a longitudinal cross-sectional view of the image processing apparatus shown in Figure 1;

Figure 3 is a plan view showing an operating unit of the image processing apparatus according to the present invention;

Figure 4 is a circuit block diagram for the image processing apparatus according to the present invention;

Figures 5, 6 and 7 are operational time charts of the circuit shown in Figure 4;

Figure 8 is a flow chart of operations of the circuit;

Figures 9—1 and 9—2 are block diagrams

showing a quantization circuit for input image signals from CCD;

Figure 10 is a dither ROM pattern diagram;

Figure 11 is a circuit diagram of the image processing unit; and

Figures 12A to 12D are schematic block diagrams illustrating the method of CCD junction compensation.

Detailed Description of the Preferred Embodiments

Figure 1 shows an external view of a copying apparatus embodying the present invention, basically consisting of two units, namely a reader A and a printer B, which are functionally and mechanically separated each other and can be used independently. These units are mutually connected through an electric cable. The reader B is equipped with an operation unit A-1 to be explained in detail later.

Figure 2 shows a cross-sectional view of the reader A and the reader B. An image original is placed, with the front face thereof downwards, on an original supporting glass plate 3, at left rear corner thereof, and is pressed against said glass plate by an original cover 4. The original is illuminated by a fluorescent lamp 2, and an optical path is formed to guide the reflected light onto a charge-coupled device CCD1 through mirrors 5, 7 and a lens 6, wherein the mirrors 7 and 5 are moved with a speed ratio of 2:1. The above-described optical unit moves from left to right at a constant speed by a DC servo motor. The moving speed of the optical unit is 180 mm/sec in its forward movement, when the image original is illuminated, and 468 mm/sec in its backward movement. The resolving power in this subsidiary scanning direction is 16 lines/mm. The processable original size ranges from A3 to A5. An original of A5, B5 or A4 size is placed in a vertically long orientation, while an original of B4 or A3 size is placed in a laterally long orientation. The optical unit is reversed at three points according to the original size. The first point is set at 220 mm away from an original reference position for A5, B5 and A4 size in common, the second point is at 364 mm away from the reference position for B4 size, and the third point is at 431.8 mm for A3 size.

The main scanning width is 297 mm which is equal to the width of an A4-sized original placed in a laterally long orientation. In order to attain a resolving power of 16 pels/mm, there are required 4752 ($=297 \times 16$) bits, which are provided, in the present embodiment, by two 2628-bit CCD array sensors (connected in series) to be driven in parallel (simultaneous scanning). Consequently, under the conditions of 16 lines/mm and 180 mm/sec, the main scanning period (or the charge accumulating time of CCD) is equal to $T=1/v_n=1/180 \times 16=347.2$ microseconds, and the transfer rate of CCD is equal to $f=N/T=2628/347.2=7.569$ MHz.

Now, there will be explained the printer B provided under the reader A in Figure 2. Bit-serial

video signals processed in the reader A are supplied to a laser scanning optical unit 25 in the printer. The unit comprises a semiconductor laser, a collimator lens, a rotary polygonal mirror, an F- θ lens, and a tilt image correcting optical system. The image signals from the reader are supplied to the semiconductor laser for electrooptical conversion, and the emitted light is rendered a parallel beam by the collimator lens and directed to the polygonal mirror rotating at a high speed for scanning a photosensitive member 8 with the laser beam. The polygonal mirror is rotated at a speed of 2,600 rpm and covers a scanning width of ca. 400 mm, with an effective scanning width of 297 mm equal to the length of the A4 size. The signal frequency supplied to the semiconductor laser is about 20 MHz (when a three-quantized value is output). The laser beam from this unit is impinged on the photosensitive member 8 through a mirror 24.

The photosensitive member 8 has, for example, a three-layered structure consisting of an electrically conductive layer, a photosensitive layer, and an insulating layer. It is provided with process components for image formation, including a preliminary charge remover 9, a preliminary charge removing lamp 10, a primary charger 11, a secondary charger 12, an overall surface exposure lamp 13, a developing unit 14, a paper cassette 15, a paper-feeding roller 16, a paper guide 17, a registration roller 18, an image transfer charger 19, a separating roller 20, a transport guide 21, an image fixing unit 22 and a tray 23. The speed of the photosensitive member 8 and of the transport system is 180 mm/sec, which is same as the scanning speed of the reader. Consequently, the copying speed, when the copying is done by combination of the reader and the printer, is 30 sheets min. for A4-size paper.

The printer uses a separating belt provided at the front side of the drum for separating the copy sheet held on the photosensitive drum, on account of which the image falls short of its scope for the width of the belt. If the image signals are given to the area corresponding to the belt width, and developed the toner will be deposited on the belt and will stain the subsequent copy sheet. Therefore, the reader unit is so constructed that the video-electrical signals for the printing output may be eliminated from the area of 8 mm wide corresponding to the separating belt. Similarly, the signals are eliminated in the reader unit so that no toner may be adhered into the leading edge part of the copy sheet for a width of 2 mm, since the toner adhered onto the leading edge part will cause the sheet to wind around the image fixing roller in the fixing unit, thus bringing about a sheet jamming.

The copying apparatus of the present embodiment has certain intelligent performances such as image editing, etc., which are achieved by processing, in the reader unit, of the signals read into the CCD's. The signals supplied from the reader unit always have a certain definite bit

number (4752 bits) and are produced at a constant rate (13.89 MHz) in any operating mode, when they are output from the reader. The intelligent performance includes an arbitrary magnification in a range of from 0.5 to 2.0 times as large as the image original; magnification or reduction with a particular ratio; image trimming function for extracting a designated area of the image; and image moving function for moving the thus trimmed image to an arbitrary position on the copy sheet. Besides these, there is half tone processing function with 32 gradations by appropriate key operation. These individual intelligent functions may be combined into composite functions.

Now there will be explained the functions of the apparatus of the present embodiment. In addition to simple copying function, the apparatus has image size modifying function for arbitrary image magnification or reduction; editing function for extracting or deleting an arbitrary portion of the original; function of automatically detecting the size and position of the original and automatically modifying the image size and editing the image, etc. Such functions of controlling the original image are collectively termed "image control functions". Besides, the apparatus is not only able to simply make copy of an original image read in by the reader connected to the printer, but also to transmit the original image to other printers through a communication control unit (CCU). It can also receive original images transmitted from other readers. Such functions are collectively termed "image transmission functions". Furthermore, any of the functions selected from the abovementioned may be arbitrarily registered in six preset keys. The contents of such registration can be arbitrarily designated by a user, and be retained even when the power supply is interrupted. Such functions are termed "preset functions". Furthermore, the present apparatus has an automatic exposure function for eliminating the background color of the original, and an intermediate tone processing function for faithfully reproducing gradations in the original, and an intermediate tone processing functions are collectively termed "image quality processing functions".

In summary, the "image control functions" include following five functions:

(1) image size modifying functions include equal (or life) size copying (scale of 100%), definite copy size modifications (at designated copy sizes), stepless copy size modifications (scale designation of from 50 to 200%), and X—Y copy size modifications (scale being independently variable in the main and subsidiary scanning directions).

(2) image reversing functions include reproduction of the original image, and production of a positive-negative reversal image;

(3) editing functions include production of an image either without editing or with white or black masking. In the latter two cases, X—Y size modification mode is automatically effected, and

no other image size modifying functions can be designated. There are also white or black frame trimming, and automatic original image position detection, with which are linked the functions of

- 5 size modification, image reversing, image shifting, and special size modification;

- (4) image shifting functions include production of an image without shifting, designation of a destination of shifting, movement of the point of
- 10 origin (cornering), and centering; and

- (5) special image size modifying functions include production of an image either without any special image size modification, or with automatic size modification, or with automatic X—Y size
- 15 modification. In the latter two cases, no other size modifying functions can be designated at the same time.

- It should be noted that the image shifting functions and the special size modifying functions
- 20 become effective, only when the white or black frame trimming mode or automatic original image position detection mode is selected in the editing functions.

- The "image transmission functions" include
- 25 local (ordinary) copying mode, transmission mode (for transmitting the original image to another printer through CCU), and reception mode (for receiving the original image from another reader through CCU).

- 30 The "preset functions" include registration (for storing editing data etc. with preset keys), read-out (for reading the stored data with preset keys), and resetting (for returning all the functions to the standard mode).

- 35 The "image quality processing functions" include automatic exposure mode (AE) and intermediate tone processing mode.

- Figure 3 shows the details of the operation unit A-1 shown in Figure 1. The unit is composed of
- 40 three major blocks; a right block 100 including general keys and displays already known in the conventional copying machines; a central block 300 including function keys and displays for recalling the copying-transmitting functions
- 45 which were arbitrarily prepared and stored by the operator in advance in accordance with programs; and a left block 200 including program keys and displays for arbitrarily creating the copying-transmitting functions by the operator. The
- 50 general key-display block 100 is provided with 7-segment LED display units 103 for indicating desired copy number as set and the copy count during operation; alarm indicators 102 for indicating sheet jamming, lack of toner, lack of
- 55 paper, interruption copy mode, etc. as already used in the conventional copying machines; a copy density adjusting lever and a corresponding density indicator 104; original image selectors 105 for indicating whether the original image
- 60 contains characters only, photograph only, characters and photographs in combination, or image drawn on section paper, these indicators and selectors (102—105) being provided to effect different image processing so as to enable
- 65 the optimum copy to be made from these four

different kinds of original image; an indicator 106 for indicating which of the upper or lower cassette has been selected; an indicator 107 for indicating size of the sheet stored in the selected cassette;

- 70 numeral keys 108 for entering the number of copy sheet into the display unit 103 or for entering numerical values in the course of programming in the program key-display block 200 (for example, designation of trimming
- 75 coordinates, image moving coordinates, image size varying ratio, transmission address, setting of dither pattern, etc.); an entry key 109 for confirming the key entry made into the block 200; an interruption key 110 for interrupting a multiple
- 80 copying operation to permit another multiple copying operation to start; a copy cancel key 111 for interrupting the multiple copying operation in the printer or interruption signal reception; a copy key 101 for starting the copying operation in the
- 85 printer or starting the signal transmission; an original image change-over key 113 connected with the indicator 105; and cassette change-over key 112, the last two keys 113, 112 shifting the display upwards one by one at each actuation.
- 90 The function key-display block 300 is provided with six functions 302 for registering six different functions, wherein each of said keys is provided with a detachable top for enabling the operator to inscribe a title for the registered function. When a
- 95 function is created by the operator through the program key-display block 200, a display unit 202 thereof displays a message whether or not to register said function. When, in response to the actuation of a program key 201, six indicators
- 100 303 of the block 300 corresponding to said six program keys start to flicker, indicating an enquiry from the apparatus: "In which key should the aforementioned function be registered?" Upon actuation of either key, the corresponding
- 105 indicator is lighted, while other indicators are extinguished. The operator then detaches the cover, inscribes the title of the function on the key and mounts the cover again. Thereafter, the registered data are retained even when the power
- 110 supply is cut off, since the memory is backed up by a battery. A key 301 is used for returning to the standard mode.

- An indicator 114 is lighted when the interruption key 110 is actuated, and flickers in
- 115 the reception mode to indicate the reception of image signals from another station and to prohibit the copying operation by the copy key 101. During the reception mode, the data setting and registration through the blocks 200, 300 are
- 120 enabled. Thus, after or during the reception mode, in response to the actuation of the copy key 101, the liquid crystal display unit 202 displays the content of received data, namely the address of sending station, total number of received copies, and copy count in operation. Upon actuation of
- 125 the clear key C, the display is replaced by a display of standard mode or of data set prior to the actuation of the copy key 101. In response to the actuation of the cancel key 111 during the
- 130 reception of multiple copies, the sheet feeding is

terminated and the printing operation is interrupted after the copying cycles are completed for the sheets already present in the transport path. Also a message of such interruption is displayed on a liquid crystal display unit of the sending station.

Now there will be given detailed explanations on the reader unit, while making reference to a block diagram shown in Figure 4, including interface signals at right. The connector JR1 of the reader is connected to the connector JP1 of the printer for making connection between the two. For additionally achieving external communication, the signals to be supplied from the connector JR1 to the connector JP1 are once supplied instead to the connector JC1 of CCU and transmitted from the connector JC1' of CCU to the connector JP1. Separately, the connectors JR2 and JC2 are mutually connected for transmitting protocol signals. Interface signals through JR1 have timings as shown in Figures 5 and 6. A beam detect signal BD, corresponding to the front end signal of each line, is used for synchronizing the scanner when the printer is connected with the reader. Image signals VIDEO CLK are released at a rate of 4752 bits per line with a duration of 55 ns per pixel, wherein each pixel is capable of representing three states of "0", "1/2" and "1" according to the image density. More specifically, a state "0" represents an L-level state for a duration of 55 ns, "1/2" an H-level state for 27.5 ns followed by an L-level state for 27.5 ns, and "1" an H-level state for 55 ns. The signals are produced either in synchronism with the beam detect signal when the printer is connected, or in synchronism with a false signal generated by an internal oscillator in other cases. (for example, in the transmission to another station). A signal VIDEO ENABLE is produced during the output of 4752 bits of the image signals, in synchronism with either the beam detect signal or the internally generated false signal. A signal VSYNC, indicating the start of image signals, is released in synchronism with the output signal from an image front end detection sensor 37b and the beam detect signal or the internally generated false signal, and has a duration same as that of the VIDEO ENABLE signal. A signal PRINT START instructs the start of sheet feeding to the side of the printer. The interval between the signals PRINT START and VSYNC is determined by a control circuit in consideration of the image size varying ratio and the image trimming area. A signal PRINT END, indicating completion of the copying operation in the printer, is a response signal from the printer side and is released when the rear end of a copy sheet leaves the photosensitive drum and is placed on the conveyor belt. This signal indicates the completion of separation of the copy sheet, and is released at a timing in the control sequence. A signal ABX CONNECT indicates connection of a communication interface module 40a, whereupon the corresponding terminal in the module is grounded to enable the

communication. A signal PRINTER CONNECT is released when the printer is connected. In the printer, the corresponding terminal is grounded, whereby the printing operation is enabled.

Serial signal lines S. DATA, S. CLK, CSC BUSY, PSC BUSY are used for protocol exchange between the reader and the printer (for exchanging information between them such as permission, signalling, etc. of transmission). S. DATA and S. CLK are respectively protocol data and clock signals, both 16-bits and bidirectional. The signal CSC BUSY is released when the reader releases the data and clock signals, and the signal PSC BUSY is released when the printer releases the data and clock signals. Consequently, these signals indicate the direction of transmission of the signals S. DATA and S. CLK. Reference should be made to Figure 8 for the detailed timings of these signals.

Reverting to Figure 4 for explaining the system blocks constituting the reader. Each of CCD reading units 601, and 601' comprises a CCD, a clock driver therefor, an amplifier for the signals from CCD, and an A/D converter for A/D conversion of the signals. Control signals to the CCD's are generated by CCD control signal generators 603, 603' and supplied to clock drivers in the CCD reading units 601, 601', the control signals being generated in synchronism with the horizontal synchronizing signal BD from the printer. The CCD reading units 601, 601' supply image data, which have been converted to 6-bit digital signals, into image processing units 602, 602'.

The image processing unit 602 or 602' comprises a sampling circuit for sampling the output signals of CCD so as to enable a CPU 614 to control the light intensity from the light source; a circuit for detecting the shading caused by the light source and the lens, and a compensation circuit therefor; a peak-hold circuit for detecting the peak light intensity in each main scanning for performing the automatic exposure function; and a quantizing circuit for ternarizing 6-bit image data after completion of the shading compensation, according to slicing levels of the data determined in response to the peak hold value or the dither pattern in the immediately preceding line or in a line before the immediately preceding line. The image signals quantized in the image processing units 602, 602' are supplied to the image editing units 604 and 604'.

Each of the image editing units 604 and 604' comprises a buffer memory of 2 lines, in which each line has a capacity larger by twice or more than 4752 pixels per line. Such large capacity is necessary, because the amount of data signals is doubled when the image signals are stored in the memory with a doubled sampling rate for achieving an image size varying ratio of 200%. Also, two line buffer memories are provided in order to write the image signals of an N'th line into the first memory, while the image signals of an (N-1)'th line are read from the second memory, since both write-in and read-out operations

cannot be done simultaneously with a single memory. For the ternarization, the quantity of information becomes twice as large as the above-mentioned. On account of this, the memory unit

5 necessitates eight memory systems, each consisting of "4752x2" bits. At present, the memory element is made up of a unit of 4 K bits and 16 K bits. Therefore, when a memory

10 consisting of a unit of 16 K bits is to be used eight 16-bit memories (e.g., HM6116, etc.) are necessary. Besides, this portion includes a write address counter for writing the image data into this buffer memory, a read address counter for reading the image data, and an address selector

15 circuit for changing over the address signals from these two address counters. For the above-mentioned counter, a parallel load type counter which is capable of presetting an initial value is used, and the initial value is loaded by the CPU

20 into the I/O port. The CPU follows the coordinate information designated at the operating unit, and presets the address value corresponding to the main scanning coordinate in the above-mentioned counter, at every time the auxiliary

25 scanning reaches a line corresponding to the trimming coordinate, thereby enabling editing of the image original information. A coordinate region control counter and a gate circuit are provided for enabling the white masking, black

30 masking, white frame trimming, and black frame trimming. A junction detection shift register is provided for automatic connection of the CCD's. The image data from the image editing unit is first output from 604, and then from 604'. A

35 synthesizing section 605 changes over smoothly these outputs and renders them into a single serial image data. A recognition section 606 performs the pre-scanning of the image original during the idling period of the printer, subsequent

40 to turn-on of the copy button, and detects a coordinate where the image original is situated at that time. In this section, there are provided a shift register to detect 8-bit of the continuous white image data, an I/O port, and main and auxiliary

45 scanning counters. The operating unit 607 includes a key matrix, LED, liquid crystal, and a liquid crystal driver. A reference numeral 608 designates an optical system scanning d.c. motor, and a numeral 609 refers to a drive circuit for the

50 electric motor 608. A reference numeral 610 designates an image original illuminating fluorescent lamp, and a numeral 611 refers to a lighting circuit therefor. 612 represents a photo-sensor to detect that the optical unit is at its home

55 position. 613 refers to a photosensor to detect that the optical unit is at the position of illuminating the leading edge of the image original. The CPU 614 is constructed with CPU, ROM, RAM, a battery backup circuit, a timer circuit, and an I/O interface. The CPU 614

60 controls the operating unit 607 to perform sequence control of the reader in accordance with the operating instructions from an operator, and, at the same time, control of the printer with a

65 command signal. In accordance with instructions

from the operating unit 607 relative to the image processing, the CPU effects the data setting with respect to various counters in the image processing units 602, 602' and the image editing units 604, 604', either prior to the image original scanning or during the image original scanning. Furthermore, on the basis of the light quantity data from the image processing unit, the CPU performs, prior to the image original scanning,

70 control of the light quantity with respect to the fluorescent lamp lighting device 611, presetting of speed data with respect to the d.c. motor drive circuit 609 in accordance with a magnification instruction, and/or collecting of image connection data from the image editing units 604, 604', thereby calculating the quantity of the image connection.

Figure 8 is a flow chart for the key control in the operating unit 607 by the CPU 614. When the

85 power source switch of the reader is turned on, the shift memory, RAM, and so forth to be mentioned later are reset, while those data such as "life size", "no editing", "positive", "no transmission" are set in the memory of the liquid crystal display device 202, and, at the same time,

90 those data such as "lower cassette", "letter original", "single sheet" are set in the right block 100 (standard mode setting). The same holds good when the interruption key 110 and the reset key 301 are turned on. In the next place the copy key is discriminated (step 3). In the case of negative reply (N), signal reception or non-reception is determined (step 4). If negative (N), the operational sequence goes to the entry

100 routine in the key sections 200, 300 (step 5). After the mode and the data have been set by the key blocks 200, 300, the printer discriminates whether the printing operation is possible, or not (step 6). If possible, the operational sequence

105 proceeds to the copy key routine. When the copy key is turned on, discrimination is made concerning signal transmission or non-transmission (step 8). If negative, a print start signal is output to the CCU (step 9), and, in case

110 of the signal transmission, required data for the signal transmission such as signal transmission address data, etc. are sent to the CCU (step 10). In the signal reception mode, the signal transmission and the printing operation can be

115 inhibited, even when the copy key is turned on, in which case the display of the mode data thus far are saved in an area where the memory is present, and instead the contents of the single reception are displayed in the display device 202 (step 11). The display is returned by the clear key to the original mode display (step 12). While the copy key is kept open, the entry of the mode and its change by the key blocks 200, 300 are made possible (step 13). Upon termination of the signal

120 reception (step 14), the operational sequence proceeds to the copy key routine at the step 3 to enable the copying operation. In the step 13, when the cancel key 11.1 is turned on, the operational sequence proceeds to the step 3 after

125 lapse of a predetermined time, and the signal

130

reception is stopped. Incidentally, when the clear key is turned on during the step 13, the data concerning the number of copy are reset and cleared, but the mode data, etc. set by the program keys are not reset. Resetting of the standard mode is effected by the key 301.

Referring now to Figures 5 and 7, the sequence control operations are explained. As shown in Figure 7, there are provided three position sensors 37a, 37b, and 37c on the scanning optical system of the reader. At the left side of the reader, as viewed from the front face of the reader, there is situated an optical system home position sensor 37a (producing an output signal OHP). The optical system is usually stopped at this position. When the reader is driven, the optical system commences its scanning operation from left to right. The image leading edge sensor 37b is disposed just at a location corresponding to the reference position of the image. Upon detection by this sensor 37b of the image leading edge, the control circuit produces an image data signal output (VIDEO CLK), and, at the same time, generates a signal indicating the data effective period (VIDEO ENABLE) in each main scanning cycle (347.2 μ S). The control circuit, then, commences counting of the number of this VIDEO ENABLE signal by the abovementioned sensor 37b, and, when the counting has reached a value α corresponding to the first point, second point, and the third point in accordance with the cassette size or the magnification variation in the printer, interrupts the optical system advance drive signal, and changes it over to the reverse drive signal. The sensor 37c (PRINT START sensor) is provided on the way of the return path of the optical system. After the reverse driving, when the optical system causes this sensor 37c to actuate, the control circuit determines as to whether the optical system has scanned the image original for the designated number of copy sheet, or not. If the number of the scanning operation does not coincide with the designated number of copy sheet, it generates the PRINT START signal in the printer for giving the subsequent paper feeding instruction. Incidentally, it should be noted that the position of the sensor 37c be so adjusted that the timing T_2 in Figure 7 may be made equal to the timing T_1 .

In the following, explanations will be made in reference to Figure 9-1 as to the processing of signals from the CCD. An output analog signal of 2592 bits from the CCD is amplified in an amplifier AMP 901, and subjected to A/D conversion in an A/D convertor 902 to be a digital signal. On the other hand, a reference white plate is illuminated before start of the copying operation, and the digital data thereof are once written in RAM 904. Upon start of the copying, the data in the RAM 904 and the current image data are multiplied to thereby correct the shading. The image data to be output from a multiple ROM 905 are digital signals containing no shading (this is realized by an output to be obtained by entering the multiple data in the ROM 905-1 in the form a

table, and then addressing them with the image data).

The dither ROM 907 for expressing half tone is so set that, as shown in Figure 10, "same weight code" (6 bits) may be output with a 4-bit interval in the main scanning direction and with a 4-bit interval in the auxiliary scanning direction. In this matrix of $4 \times 4 = 16$ bits, 16 kinds of the weight codes are allotted.

Figure 10 indicates the data of the dither ROM, wherein "A" denotes examples of the output values from ROM's 907-1A, 907-2A, and "B" denotes examples of the output values from ROM's 907-1B, 907-2B. The arrangement of "A" and "B" are mutually different with a pre-determined relationship. Accordingly, by addressing these dither ROM's 907 with the 2-bit main scanning counter 908 (e.g., SN74 LS161, etc.) and the 2-bit auxiliary scanning counter, there can be obtained "different weight code" output.

There are a plurality of sets in the combination of the weight codes as established in this 4×4 matrix, and, depending on the combination, reproducibility of the half tone image can be varied. Selection in this combination is effected by the I/O latch 910, and presetting of the combination into this latch is done by the CPU 614 shown in Figure 4. In more detail, when it is desired to decrease or increase the image density, the operator execute such instruction by moving the density adjusting lever 104 in the operating unit, whereupon the CPU sets a preset value corresponding to the value indicated by the density adjusting lever in the I/O latch 910. Since the dither ROM 907 has a plurality of dither patterns to enable light and shade in the image to be varied, based on the established data, there can be obtained an image with such established density.

Incidentally, the comparator 906 for the binarization has a plurality of systems (i.e., "A" system and "B" system) so as to be able to compare one picture element with the threshold of two values from the two ROM's simultaneously. This realizes the ternarization of an image. That is to say, by the simultaneous binarization of one image element with different thresholds of the dither ROM 907-1A and 907-1B (or 907-2A and 907-2B), there can be reproduced three kinds of density conditions (to be called hereinafter as "ternary value", as follows (i) both A and B are in the relationship of image data > ROM data; (ii) either A or B is in the relationship of image data > ROM data; and (iii) both A and B are in the relationship of image data \leq ROM data. Then, the parallel 2-bit image signals are introduced as inputs into the shift memories 57-1(A), 57-1(B) in Figure 11, and processed therein in parallel. When the processed signals are output to the printer, they are divided into the first half and the second half of a single image element, subjected to the pulse width modulation, and output to the printer. Laser beam in the printer is modulated its beam width by this pulse

width modulated output to be in an elliptic form. As the consequence of this, there can be realized in the 16 picture elements the density containing 32 gradations. With such arrangement, it

5 becomes possible to realize a variety of gradations in a small pattern, so that the reproducibility of the half tone can be improved without deteriorating so much the reproducibility of letters and characters. The same can be said of
10 multi-value dither such as ternary dither, or higher.

Also, since the dither ROM's 907-1A and 907-1B are both driven in parallel, the addressing speed of the ROM need not be increased, hence
15 the image reproduction can be done at the conventional processing speed.

Incidentally, the image region can be designated with the program keys and the ten numeric keys shown in Figure 3, which makes it
20 possible to reproduce only the necessary portion in the image original with the output of the above-mentioned ternary dither, and to reproduce the remaining portion thereof through a single dither ROM or with a simple binary without passing
25 through the dither ROM.

That is, when the ternary dither processing is to be effected only within a region as designated by the key, each element of the matrix produces the output patterns of the same level in the I/O
30 latch 910 by the CPU, until the main and auxiliary scanning counters reach the coordinate corresponding to the region, while it executes the simple binarizing process outside that region. When the CPU determines that the counters
35 reach the coordinate, it produces a pre-determined arranging pattern to the latch 910 and executes the ternary dither processing. In this manner, the resolution of the characters, etc. can be remarkably increased outside the region, while
40 the gradation can be enhanced within the designated region. Incidentally, by automatic recognition of the character region, the above-mentioned processing can be differentiated.

In the image processing unit shown in Figure
45 11, the outputs from the shift memories (1), (1)' are produced simultaneously. In case the outputs from both memories (1), (1)' assume the level "1", the OR gate 94 is converted by the 'AND gates 90, 91, so that it may output a width "1"; in
50 case the output from either one of the memories (1), (1)' assumes the level "1" it may output a width "0.5"; and, in case the output from both memories (1), (1)' assume the level "0", it may output width "0". The same can be said of the
55 shift memories (2), (2)'. Also, the corresponding measures can be taken, even if a plurality of CCD's are connected by means of the OR gate 96.

Each shift memory is controlled for its write-in and read-out operations by the write address
60 counter 63 and the read address counters 64, 65 due to presetting of the data in the registers 66 to 69 through the address selectors (1), (2). The presetting of the data into the registers by the CPU makes it possible to determine and change
65 the timing for writing into the memory or reading

out of the memory. In order to enable such change to be effected, the memory has a capacity for two lines in the CCD. Accordingly, the print position can be changed by setting the data in the
70 register through the key, hence the multi-value dither outputs can be edited.

The masking and trimming operations can be effected by feeding a part of the output from this OR gate 96 to the AND gate 97 in the subsequent
75 stage. This can be done by controlling the gate 97 with a desired timing based on the outputs from the counters 80, 81 which count the picture element, and the flip-flop 82.

Figure 9-2 is a schematic block diagram of a
80 circuit constructed by substituting the RAM's 907-1A', 907-1B', 907-2A', and 907-2B' for the dither ROM's 907-1A, 907-1B, 907-2A, and 907-2B in Figure 9-1. The dither RAM, same as the abovementioned dither ROM, is constructed
85 with 4x4 matrix, into which the pattern as shown in Figure 10 is stored. The weight codes to be set in the 4x4 matrix of the RAM are preset by the CPU. That is to say, arbitrary data are written in the dither RAM's 907 by turning the selectors
90 912-1A' to 912-2B' to the side of the address bus and by closing the data bus switches 913-1A to 913-2B. When the image processing is effected, the data bus switches 913 are opened and the selectors 912 are turned to the side of the
95 dither RAM counters 908, 909, whereby the dither processing can be done in accordance with the data as written in the RAM. In more detail, basic patterns (such as, for example, Bayer pattern, spiral pattern, etc.) of the dither matrix
100 are stored in advance in the ROM section (not shown) of the CPU, and the modified data of the basic patterns are stored in the RAM with the values set by the density adjusting lever 104. That is, using an equation such as $Y=e^x$, etc., it is
105 possible to freely prepare data from the modified data of the basic patterns, showing enhanced gradation in the black portion of the image, or enhanced gradation in the white portion of the image. In other words, the RAM's are made
110 accessible by the address data in the CPU through the selectors 912, while the pattern data are stored in the RAM's by way of the switches 913. On the other hand, at the time of the half tone expression process, the RAM is made accessible
115 by the picture element address, and an output signal B is produced from the RAM by the address data.

The pattern data of the dither ROM can also be preset by the ten numeric keys shown in Figure 3,
120 whereby desired half tone reproduction characteristic can be obtained. It is further possible that the image original is pre-scanned, and, based on the image information obtained from the pre-scanning, a dither pattern for eliminating the
125 background is automatically determined to thereby store the corresponding data in the RAM. In this manner, there can be realized adequate half tone reproduction in conformity to the image original.

CCD Junction Correction

A method for automatically jointing two CCD's in the main scanning direction will now be explained.

- 5 Referring to Figures 2 and 7, a white plate is arranged to cover the main scanning width on the home position (above the switch 37a) of the reader (the optical system). When the optical system is at its ordinary home position and the
10 light source is turned on, the white plate is illuminated, and the light reflected by the white plate is introduced as an input into the CCD. Thus, when the optical system is at the home position, the control circuit corrects fluctuations in the light
15 intensity and fluctuations in the sensitivity of the two CCD's (shading correction).

- A black thin line BI of 2 mm in width extends in the sub-scanning direction at the center of the white plate for the purpose of junction correction.
20 The thin line may be of any width which is an integral multiple of the quantization. When the optical system is at the home position and the light source is turned on, this black thin line appears on the bits near the edges of each of the
25 two CCD's. The resulting CCD signals are supplied to the shift memories, and the lower 128 bits of the CCD1 signals are compared with the higher 128 bits of the CCD2 signals. It is then verified that each of the 128-bit data have, without
30 exception, white bits appearing in the beginning and the end, with black bits being held therebetween. The number of bits equal to the sum of the number of lower white bits in the CCD1 signals and the number of higher white bits
35 and black bits in the CCD2 signals is eliminated when the signals are read out of the CCD2 shift memory. In Figure 7, arrows "CCD" indicate the main scanning direction, and an arrow "SUB" indicates the sub-scanning direction.

- 40 Figure 11 illustrate a specific method. In order to write the image signals into the shift memories 57-1, 57-2 composed of static RAM's, there are provided a write address counter 63 and read address counters 64, 65. The quantity of
45 information supplied to the memories from the CCD's changes in accordance with the image magnification ratio. In the present embodiment, therefore, the write address counter (1) for the CCD1 is caused to count with the input clock
50 signals $\phi 2$ which are introduced by the count-up mode from the least significant bit, then the number of pixels is counted by the CCD scanning, and the final count is verified and stored in the RAM of the CPU. When the image magnification
55 ratio is equal to life, the final count should be 2592. In order to extract the lower 8 bits of the CCD1 signals (first bit which appears in the main scanning being the most significant bit) and the higher 8 bits of the CCD2 signals, the afore-
60 mentioned verified count value is set in the write address counter 63 for the CCD1, while 08H (H indicating a hexadecimal code) is set in the address counter 65 for the CCD2, and a count-down mode is designated. On the other hand, 8-
65 bit shift registers for receiving the image signals

- from the respective CCD's are provided. The shift registers are driven for a period starting from the rise of the VIDEO ENABLE signal, representing the main scanning period of the CCD's, to a ripple
70 carry of the counter (which is driven by the clock signals generated during the VIDEO ENABLE period). Thus, the lowest 8 bits of the CCD1 image signals remain in the CCD1 shift register and the highest 8 bits of the CCD2 image signals
75 remain in the CCD2 shift register, after the first scanning. The contents remaining in the shift registers are read by the CPU 36 and stored in the RAM. Then, in order to extract the lower 9th to 16th bits of the CCD1 signals and higher 9th to
80 16th bits of the CCD2 signals, the aforementioned verified count value 8 is set in the write address counter 63 for the CCD1, while 10H is set in the address counter 65 for the CCD2. Thereafter, the read-out operation is performed in
85 the same manner as mentioned above. The abovementioned operations are repeated for each of sixteen scanings to develop the higher 128 bits of the CCD1 signals and the lower 128 bits of the CCD2 signals in the memories. Then, the
90 number of black bits, the number of lower white bits of the CCD1 signals, and the number of higher white bits of the CCD2 signals are calculated. The number of junction bits, or the number of bits equal to the sum of the number of
95 lower white bits of the CCD1, the number of higher white bits and black bits of the CCD2 is eliminated when the image signals are read from the CCD2 shift memory. In this manner the jointing in the main scanning direction is attained
100 (cf. Figures 12A and 12B).

- The function of the shift memories after establishment of the jointing logic will now be explained. When the image signals are to be written into the shift memories, the
105 aforementioned count values are preset in the CCD1 and CCD2 write address counters 63, and then the shift memories are addressed by counting down the address counter, thereby writing the image data. This procedure is shown
110 in Figure 12C.

- What is to be first considered at the image signal read-out from the shift memories is the standard for the main scanning direction on the original. Since a standard position SP for placing
115 the image original is at 148.5 mm of the center of the black thin line (1.5 mm in width) for CCD jointing, the start address A1 for reading the CCD1 shift memory is given by $\{(\text{the number of lower white bits}) + (\text{the number of black bits}) / 2 + (148.5 \times 16)\} \times \text{image magnification ratio}$. The start address for reading the CCD2 shift
120 memory is given by $\{ (\text{the final verified count value}) - (\text{the number of junction bits})\} \times \text{image magnification ratio}$. The CCD1 read address counter (1) is counted down by 4752 read clock pulse signals $\phi 3$ of 13.89 MHz. When a ripple carry is produced at zero count, the CCD2 address
125 counter (2) is counted down to read out the image signals from the shift memory. This procedure is shown in Figure 12D. In this manner, continuous
130

image signals (video signals) for one line are transmitted to the printer. In this case, writing to and reading from the memory can be continuously made by writing signals of a next line into the memories 57-3 and 57-4, while the signals are being read from the memories 57-1 and 57-2, and further writing signals of a next line to the memories 57-1 and 57-2, while the signals are being read from the memories 57-3 and 57-4.

Figure 11 shows a circuit relating to the above-described shift memories, wherein shown are a static shift memory (1) for storing the CCD1 image signals; a static shift memory (2) for storing the CCD2 image signals; a write address counter 63 for writing signals into the shift memories (1) and (2); a read address counter (1) for reading signals from the shift memory (1); an address counter (2) for reading signals from the shift memory (2); an address selector (1) for selecting either the address signal from the write address counter 63 or the address signal from the read address counter (1) to make address in the shift memory (1); an address selector (2) for selecting either the address signal from the write address counter 63 or the address signal of the address counter (2) to make address in the shift memory (2); a shift register 74 for taking out the CCD1 image signals, for 8 bits at a time, starting from the least significant bit; a shift register 76 for taking out the CCD2 image signals, for 8 bits at a time, starting from the most significant bit; a flip-flop 73 to be set by the rise of the video enable signal, reset by the ripple carry of the write address counter 63, and used for controlling the input period of the signal into the shift register 74; a flip-flop 75 to be set by the rise of the video enable signal, reset by the ripple carry of the read address counter (2), and used for controlling the input period of the signal into the shift register 76; an I/O port 72 for conveying to the CPU the count of the write address counter 63 after it has been counted up; I/O registers 66, 67 and 69 for supplying preset counts from the CPU to the write address counter 63 and the read address counters 64, 65, respectively; an I/O register 68 for designating either the count-up mode or the count-down mode to the write address counter 63 and the address counter 65, for designating any one of the selected output counts to the address selectors 70 and 71, for determining whether the address counter (2), is driven with the write or read clock signals, and for supplying the CPU with a signal TEST for jointing, in response to which the CPU drives the CCD's, while the optical system is stopped, thus supplying image signals for one line to the shift memories through the CCD driver circuit 33.

Now reference is made to the circuit diagram shown in Figure 11 for explaining the operations of extracting the CCD1 image signals, 8 bits each at a time, starting from the least significant bit and extracting the CCD2 image signals, 8 bits each at a time, starting from the most significant bit, thereby extracting 128 bits for jointing the images.

[1] At first, the CPU sets the write address counter 63 to the count-up mode, and sets "0" in the I/O register (1).

[2] A single pulse is given as the signal TEST (corresponding to the machine start) to the I/O register (4), whereby a single VIDEO ENABLE signal and clock signals $\phi 2$ are generated from a CCD driver in accordance with the image magnification ratio to supply the image signals to the shift memory.

[3] The CPU takes thereinto the content of the write address counter 63 through the I/O port.

[4] The write address counter 63 is set to the count-down mode, the address counter (2) is set to the count-down mode, the count value stored in the step [3] is preset in the I/O register (1), and 7H is preset in the I/O register (3).

[5] A signal TEST pulsed is generated, and, when the signal VIDEO ENABLE is terminated, the 8 bits are taken out of the shift registers 74 and 76 in succession and stored in the memory.

[6] The count value 7H stored in the step [3] is set in the I/O register (1) and 10H is set in the I/O register (2).

[7] The step [5] is repeated.

[8] The count value 77H stored in the step [3] is set in the I/O register (1), 7FH is set in the I/O register (2), and a signal TEST is generated to read the contents of the shift registers 74, 76.

The above-described junction correction procedure is described in detail in the Japanese Patent Application No. 128073/1982 filed by the present applicant.

In this manner, the jointing of the picture elements in the main scanning direction can be realized. However, since the dither pattern is repeated in a 4-bit unit, the repeating pattern would inevitably be disturbed at the junction between CCD1 and CCD2 images with such dither pattern, and the gradation of the reproduced image becomes unnatural.

A solution to this problem will be explained hereinbelow in reference to Figures 9-1 and 9-2. In the drawing, a main scanning counter 908 (e.g., SN74, LS161, etc.) to drive the dither ROM or RAM is operated with a video signal CLK (write clock signal $\phi 2$) to load an initial value with a horizontal synchronous signal (H.SYNC) corresponding to a beam detection signal which indicates commencement of one scan line of the laser beam. The main scanning counter 908-1 which takes care of the CCD1 system imposes a load level "0" at the H.SYNC to start its counting operation, and repeats the counting operations as "0", "1", "2", "3", "0", "1", "2", On the contrary the main scanning counter 908-2 which takes care of the CCD2 system, while it also commences its counting operation with the horizontal synchronous signal H.SYNC, is controlled by the CPU for its count start value, i.e., the initial value to be loaded on the counter with the signal H.SYNC. That is, to say, after completion of the automatic jointing as mentioned in the foregoing, the CPU sets the data in the I/O latch 911 so that the load value of the

main scanning counter 908-2 may be "0", when the bit number used in the CCD1 system is just a multiple of 4; the load value thereof be "1" when the bit number is (multiple of 4+1); it be "2"

- 5 when the bit number is (multiple of 4+2); and it be "3" when the bit number is (multiple of 4+3). In this manner, the disturbance in the dither pattern in the vicinity of the junction between CCD1 and CCD2, and an image of a smooth gradation can be eliminated. This means that the dither pattern connection has been attained.

- 10 In the same manner, the dither connection at the time of varying the magnification can also be effected by adding or subtracting the bit number used in the CCD1 system to and from the multiple of 4 by a few bits. The magnification variation in the main scanning direction can be achieved by varying the write clock signal $\phi 1$ obtained by frequency-division of the CCD clock signal $\phi 1$ in accordance with the magnifying ratio. The magnification variation in the auxiliary scanning direction can be effected by varying the moving speed of the optical system in accordance with the magnifying ratio.

- 25 In the foregoing, explanations have been made in reference to the dither matrix of 4x4 bits. It should however, be noted that the dither pattern connection can also be effected on the basis of the matrix of 2x2 bits, 8x8 bits, and so forth.

30 CLAIMS

1. An image processing apparatus or system, comprising:

- (a) input means for inputting an image signal;
 (b) first process means for processing said inputted image signal to express a plurality of half tones on the basis of dither patterns; and
 (c) second process means for further processing the half tones with respect to each of the outputs from said first process means to form a half tone output.

- 40 2. An image processing apparatus or system according to Claim 1, wherein a part of said inputted image signal is subjected to the half tone processing.

- 45 3. An image processing apparatus or system according to Claim 1, wherein said second process means includes a memory to store therein the outputs from said first process means parallelly arranged in correspondence to said

- 50 second process means, said memory being controlled in accordance with editing data.

4. An image processing apparatus or system according to Claim 1, further comprising control means for controlling said outputs in accordance with other editing data.

- 55 5. An image processing apparatus or system, comprising:

(a) a plurality of reading means for reading an image original to convert into electrical signals;

- 60 (b) expression means for expressing a tonality of the output from said reading means; and

(c) means for controlling said expression means in correspondence to the connected portions in said plurality of reading means.

- 65 6. An image processing apparatus or system according to Claim 5, wherein said controlling means controls the initial value of a counter to address a dither memory for the gradation expression.

- 70 7. An image processing apparatus or system according to Claim 5, wherein said control means is capable of controlling the connection and the correspondence irrespective of the magnification reduction process.

- 75 8. An image processing apparatus or system, comprising:

(a) input means for inputting an image signal; and

- (b) first process means for processing said inputted image signal to express a half tone on the basis of dither pattern, said first process means having a memory to store therein a plurality of data for the half tone expression in correspondence to a plurality of picture elements, said memory being capable of addressing so as to rewrite data.

9. An image processing apparatus or system according to Claim 8, wherein the data in said memory can be determined by manual input.

- 90 10. Image processing apparatus or system substantially as herein described with reference to the accompanying drawings.

11. Half tone control system for an image processing apparatus substantially as herein described with reference to Fig. 9-1, 9-2, 10 or 11 of the accompanying drawings.

12. A CCD junction compensation circuit substantially as herein described with reference to Fig. 12 of the accompanying drawings.